Hardik Modi, Dharmendra Chauhan, Sagarkumar Patel, Vishva Gondalia, and Jayesh Khistariya. 2024. “DESIGN AND IMPLEMENTATION OF VEDIC MULTIPLIER ON SPARTAN-6 FPGA USING VERILOG HDL”. International Journal of Advances in Soft Computing and Intelligent Systems (IJASCIS) 3 (2):209-25. https://sciencetransactions.com/index.php/ijascis/article/view/13.