Hardik Modi, Dharmendra Chauhan, Sagarkumar Patel, Vishva Gondalia, and Jayesh Khistariya. DESIGN AND IMPLEMENTATION OF VEDIC MULTIPLIER ON SPARTAN-6 FPGA USING VERILOG HDL. IJASCIS [Internet]. 2024 Jul. 31 [cited 2025 Sep. 24];3(2):209-25. Available from: https://sciencetransactions.com/index.php/ijascis/article/view/13